luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenSTA/verilog
History
James Cherry 46c683814c sta130 write_verilog missing wire dcls for unconnected concatenation 
Signed-off-by: James Cherry <cherry@parallaxsw.com>
 		2022-12-16 16:41:15 -10:00
..
Verilog.i update copyright 2022-01-04 10:17:08 -07:00
Verilog.tcl liberty support for write_liberty 2022-06-09 19:08:37 -07:00
VerilogLex.ll update copyright 2022-01-04 10:17:08 -07:00
VerilogParse.yy update copyright 2022-01-04 10:17:08 -07:00
VerilogReader.cc liberty warnings for zero default_max_transition default_fanout_load 2022-04-03 13:13:06 -07:00
VerilogReaderPvt.hh flush DISALLOW_COPY_AND_ASSIGN 2022-02-19 18:31:52 -07:00
VerilogWriter.cc sta130 write_verilog missing wire dcls for unconnected concatenation 2022-12-16 16:41:15 -10:00