mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-09-02 02:38:22 +02:00
9 lines
152 B
Verilog
9 lines
152 B
Verilog
module sdf_test1 (clk, d, q);
|
|
input clk, d;
|
|
output q;
|
|
wire n1;
|
|
|
|
BUF_X1 buf1 (.A(d), .Z(n1));
|
|
DFF_X1 reg1 (.D(n1), .CK(clk), .Q(q));
|
|
endmodule
|