luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenSTA/verilog
History
dsengupta0628 3f2c80a830 Merge branch 'master' into sta_update_upstream_lvf_stuff 2026-03-25 19:55:19 +00:00
..
test Merge branch 'master' into sta_update_upstream_lvf_stuff 2026-03-25 19:55:19 +00:00
Verilog.i update copyright 2026-03-10 14:57:45 -07:00
Verilog.tcl update copyright 2026-03-10 14:57:45 -07:00
VerilogLex.ll Recognize some basic specify blocks and ignore them (#309) 2025-10-12 14:11:00 -07:00
VerilogParse.yy use std::format squash 2026-03-16 15:01:38 -07:00
VerilogReader.cc use std::format squash 2026-03-16 15:01:38 -07:00
VerilogReaderPvt.hh update copyright 2026-03-10 14:57:45 -07:00
VerilogScanner.hh update copyright 2026-03-10 14:57:45 -07:00
VerilogWriter.cc use std::format squash 2026-03-16 15:01:38 -07:00