136 lines
3.1 KiB
C++
136 lines
3.1 KiB
C++
// OpenSTA, Static Timing Analyzer
|
|
// Copyright (c) 2025, Parallax Software, Inc.
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with this program. If not, see <https://www.gnu.org/licenses/>.
|
|
//
|
|
// The origin of this software must not be misrepresented; you must not
|
|
// claim that you wrote the original software.
|
|
//
|
|
// Altered source versions must be plainly marked as such, and must not be
|
|
// misrepresented as being the original software.
|
|
//
|
|
// This notice may not be removed or altered from any source distribution.
|
|
|
|
#include "PortDelay.hh"
|
|
|
|
#include "Sdc.hh"
|
|
#include "Network.hh"
|
|
|
|
namespace sta {
|
|
|
|
PortDelay::PortDelay(const Pin *pin,
|
|
const ClockEdge *clk_edge,
|
|
const Network *network) :
|
|
pin_(pin),
|
|
clk_edge_(clk_edge),
|
|
source_latency_included_(false),
|
|
network_latency_included_(false),
|
|
ref_pin_(nullptr),
|
|
delays_(),
|
|
leaf_pins_(network)
|
|
{
|
|
}
|
|
|
|
Clock *
|
|
PortDelay::clock() const
|
|
{
|
|
if (clk_edge_)
|
|
return clk_edge_->clock();
|
|
else
|
|
return nullptr;
|
|
}
|
|
|
|
void
|
|
PortDelay::setRefPin(const Pin *ref_pin)
|
|
{
|
|
ref_pin_ = ref_pin;
|
|
}
|
|
|
|
bool
|
|
PortDelay::sourceLatencyIncluded() const
|
|
{
|
|
return source_latency_included_;
|
|
}
|
|
|
|
void
|
|
PortDelay::setSourceLatencyIncluded(bool included)
|
|
{
|
|
source_latency_included_ = included;
|
|
}
|
|
|
|
bool
|
|
PortDelay::networkLatencyIncluded() const
|
|
{
|
|
return network_latency_included_;
|
|
}
|
|
|
|
void
|
|
PortDelay::setNetworkLatencyIncluded(bool included)
|
|
{
|
|
network_latency_included_ = included;
|
|
}
|
|
|
|
const RiseFall *
|
|
PortDelay::refTransition() const
|
|
{
|
|
// Reference pin transition is the clock transition.
|
|
if (clk_edge_)
|
|
return clk_edge_->transition();
|
|
else
|
|
return RiseFall::rise();
|
|
}
|
|
|
|
InputDelay::InputDelay(const Pin *pin,
|
|
const ClockEdge *clk_edge,
|
|
int index,
|
|
const Network *network) :
|
|
PortDelay(pin, clk_edge, network),
|
|
index_(index)
|
|
{
|
|
findLeafLoadPins(pin, network, &leaf_pins_);
|
|
}
|
|
|
|
OutputDelay::OutputDelay(const Pin *pin,
|
|
const ClockEdge *clk_edge,
|
|
const Network *network) :
|
|
PortDelay(pin, clk_edge, network)
|
|
{
|
|
if (network)
|
|
findLeafDriverPins(pin, network, &leaf_pins_);
|
|
}
|
|
|
|
////////////////////////////////////////////////////////////////
|
|
|
|
PortDelayLess::PortDelayLess(const Network *network) :
|
|
network_(network)
|
|
{
|
|
}
|
|
|
|
bool
|
|
PortDelayLess::operator() (const PortDelay *delay1,
|
|
const PortDelay *delay2) const
|
|
{
|
|
const Pin *pin1 = delay1->pin();
|
|
const Pin *pin2 = delay2->pin();
|
|
int pin_cmp = network_->pathNameCmp(pin1, pin2);
|
|
if (pin_cmp < 0)
|
|
return true;
|
|
else if (pin_cmp > 0)
|
|
return false;
|
|
else
|
|
return clkEdgeLess(delay1->clkEdge(), delay2->clkEdge());
|
|
}
|
|
|
|
} // namespace
|