Commit Graph

221 Commits

Author SHA1 Message Date
James Cherry e2d02839a3 examples 2019-03-21 10:48:50 -07:00
James Cherry e5c9bc43fd 2.0.10 2019-03-12 17:25:53 -07:00
James Cherry 1af0963fd4 2019/02/21 write_path_spice include side load pins 2019-02-21 08:00:06 -08:00
James Cherry cb3ba357bb write_path_spice first line is comment 2019-02-18 22:32:59 -08:00
James Cherry d8146af755 remove autotools/configure support 2019-02-16 12:07:59 -08:00
James Cherry 316742202f sync 2019-01-16 15:37:31 -08:00
James Cherry b0d30fed3c 2019/01/07 WritePathSpice don't barf on spice subckts missing liberty cells 2019-01-07 22:15:17 -08:00
James Cherry 3d8d088b89 sync 2019-01-05 16:09:27 -08:00
James Cherry de5c3a6400 write_path_spice write multiple paths 2019-01-03 22:31:59 -08:00
James Cherry 9e5aac37f4 cmake, write_path_spice 2019-01-03 16:14:15 -08:00
James Cherry b075ccc783 update copyright 2019-01-01 12:26:11 -08:00
James Cherry 9435640d5a write_spice alpha 2019-01-01 12:25:25 -08:00
James Cherry a6e21377e6 2.0.2 2018-12-26 11:03:31 -08:00
James Cherry d29d66c7fb INSTALL 2018-12-15 14:40:22 -08:00
James Cherry 3c0d8c7002 dist 2018-12-15 11:08:24 -08:00
James Cherry f49dc75d32 sync 2018-12-05 14:18:41 -08:00
James Cherry c3b1679bd7 OpenSTA.pdf 2018-11-26 11:42:25 -08:00
James Cherry ddf897d4e6 report_power, pocv support 2018-11-26 09:15:52 -08:00
James Cherry e9bde796ec 2018/11/08 corners > 2 causes internal error, 2018/11/09 Verilog ignore attributes (* blah *) 2018-11-09 10:04:16 -08:00
James Cherry 2af22d9331 2018/10/23 read_verilog mod inst with no ports seg fault 2018-10-23 16:24:22 -07:00
James Cherry 1154fb89fd and then there was light... 2018-09-28 08:54:21 -07:00