write_timing_model unclocked register seg fault
Signed-off-by: James Cherry <cherry@parallaxsw.com>
This commit is contained in:
parent
8f5216dc13
commit
fa65070682
|
|
@ -370,6 +370,7 @@ ClkSkews::findClkDelays(const Clock *clk,
|
|||
while (path_iter.hasNext()) {
|
||||
PathVertex *path = path_iter.next();
|
||||
const ClockEdge *path_clk_edge = path->clkEdge(this);
|
||||
if (path_clk_edge) {
|
||||
const RiseFall *clk_rf = path_clk_edge->transition();
|
||||
const Clock *path_clk = path_clk_edge->clock();
|
||||
if (path_clk == clk) {
|
||||
|
|
@ -382,5 +383,6 @@ ClkSkews::findClkDelays(const Clock *clk,
|
|||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
} // namespace
|
||||
|
|
|
|||
Loading…
Reference in New Issue