luke/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-08-22 05:57:30 +02:00
Code Issues Packages Projects Releases Wiki Activity

network top instance name use cell name

Browse Source 
Signed-off-by: James Cherry <[email protected]>
This commit is contained in:
James Cherry
2025-01-15 17:22:22 -07:00
parent e7eebc98a3
commit e1b0aa8c9f
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
verilog/VerilogReader.cc
+1 -1
View File
@@ -1822,7 +1822,7 @@ VerilogReader::linkNetwork(const char *top_cell_name,
VerilogModule *module = this->module(top_cell); VerilogModule *module = this->module(top_cell);
if (module) { if (module) {
// Seed the recursion for expansion with the top level instance. // Seed the recursion for expansion with the top level instance.
Instance *top_instance = network_->makeInstance(top_cell, "", nullptr); Instance *top_instance = network_->makeInstance(top_cell, top_cell_name, nullptr);
VerilogBindingTbl bindings(zero_net_name_, one_net_name_); VerilogBindingTbl bindings(zero_net_name_, one_net_name_);
VerilogNetSeq::Iterator port_iter(module->ports()); VerilogNetSeq::Iterator port_iter(module->ports());
while (port_iter.hasNext()) { while (port_iter.hasNext()) {