luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

paths output ports respect sta_input_port_default_clock 

Signed-off-by: James Cherry <cherry@parallaxsw.com>
This commit is contained in:
James Cherry 2022-09-23 17:49:48 -07:00
parent 18f11a3029
commit af35dfb929
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
search/VisitPathEnds.cc
View File

@ -344,6 +344,7 @@ VisitPathEnds::visitOutputDelayEnd1(OutputDelay *output_delay,
// but the exception may be -to clk. // but the exception may be -to clk.
ExceptionPath *exception = exceptionTo(path, pin, end_rf, tgt_clk_edge, ExceptionPath *exception = exceptionTo(path, pin, end_rf, tgt_clk_edge,
min_max); min_max);
ClockEdge *src_clk_edge = path->clkEdge(this);
if (exception if (exception
&& exception->isPathDelay()) { && exception->isPathDelay()) {
PathDelay *path_delay = dynamic_cast<PathDelay*>(exception); PathDelay *path_delay = dynamic_cast<PathDelay*>(exception);
@ -351,7 +352,11 @@ VisitPathEnds::visitOutputDelayEnd1(OutputDelay *output_delay,
visitor->visit(&path_end); visitor->visit(&path_end);
is_constrained = true; is_constrained = true;
} }
else if (tgt_clk_edge else if (src_clk_edge
&& (search_->checkDefaultArrivalPaths()
|| src_clk_edge
!= sdc_->defaultArrivalClockEdge())
&& tgt_clk_edge
&& sdc_->sameClockGroup(path->clock(this), tgt_clk_edge->clock()) && sdc_->sameClockGroup(path->clock(this), tgt_clk_edge->clock())
// False paths and path delays override. // False paths and path delays override.
&& (exception == nullptr && (exception == nullptr