luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

verilog port input tri -> input

This commit is contained in:
James Cherry 2020-05-04 17:13:48 -07:00
parent 823f754806
commit a862935b38
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
verilog/VerilogReader.cc
View File

@ -815,13 +815,13 @@ VerilogModule::parseDcl(VerilogDcl *dcl,
// wire dcl can be used as modifier for input/inout dcls. // wire dcl can be used as modifier for input/inout dcls.
// Ignore the wire dcl. // Ignore the wire dcl.
dcl_map_[net_name] = dcl; dcl_map_[net_name] = dcl;
else if (dcl->direction()->isTristate() else if (dcl->direction()->isTristate()) {
&& (existing_dir->isOutput() if (existing_dir->isOutput())
|| existing_dir->isInput()
|| existing_dir->isBidirect()))
// tri dcl can be used as modifier for input/output/inout dcls. // tri dcl can be used as modifier for input/output/inout dcls.
// Keep the tristate dcl because it is more specific. // Keep the tristate dcl for outputs because it is more specific
// but ignore it for inputs and bidirs.
dcl_map_[net_name] = dcl; dcl_map_[net_name] = dcl;
}
else if (dcl->direction()->isPowerGround() else if (dcl->direction()->isPowerGround()
&& (existing_dir->isOutput() && (existing_dir->isOutput()
|| existing_dir->isInput() || existing_dir->isInput()