luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fixes constant integer verilog parsing 

Fixes parsing attributes of the form

```systemverilog
  (* bottom_bound = 1'sh0 *)
  sky130_fd_sc_hd__dfrtp_1 _1415_ (
    .CLK(clk),
    .D(in),
    .Q(out),
    .RESET_B(reset)
  );
```

In particular "supporting" the signed indicator.

Co-authored-by: Mike Inouye <mikeinouye@google.com>
Signed-off-by: Ethan Mahintorabi <ethanmoon@google.com>
This commit is contained in:
Ethan Mahintorabi 2024-10-08 20:40:07 +00:00
parent b04def2de0
commit 8a46208c4d
No known key found for this signature in database
GPG Key ID: 824E41B920BEA252
2 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
test/verilog_attribute.v
View File

@ -11,6 +11,7 @@ module counter(clk, reset, in, out);
(* src = "synthesis/tests/counter.v:18.14-18.19" *) (* src = "synthesis/tests/counter.v:18.14-18.19" *)
input reset; input reset;
input in; input in;
(* bottom_bound = 1'sh0 *)
(* src = "synthesis/tests/counter.v:22.3-28.6", attr1 = "test_attr1", attr2 = "test_attr2" *) (* src = "synthesis/tests/counter.v:22.3-28.6", attr1 = "test_attr1", attr2 = "test_attr2" *)
sky130_fd_sc_hd__dfrtp_1 _1415_ ( sky130_fd_sc_hd__dfrtp_1 _1415_ (
.CLK(clk), .CLK(clk),

8
verilog/VerilogLex.ll
View File

@ -76,22 +76,22 @@ ID_TOKEN {ID_ESCAPED_TOKEN}|{ID_ALPHA_TOKEN}
} }
} }
{SIGN}?{UNSIGNED_NUMBER}?"'"[bB][01_xz]+ { {SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[bB][01_xz]+ {
VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text); VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text);
return CONSTANT; return CONSTANT;
} }
{SIGN}?{UNSIGNED_NUMBER}?"'"[oO][0-7_xz]+ { {SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[oO][0-7_xz]+ {
VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text); VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text);
return CONSTANT; return CONSTANT;
} }
{SIGN}?{UNSIGNED_NUMBER}?"'"[dD][0-9_]+ { {SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[dD][0-9_]+ {
VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text); VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text);
return CONSTANT; return CONSTANT;
} }
{SIGN}?{UNSIGNED_NUMBER}?"'"[hH][0-9a-fA-F_xz]+ { {SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[hH][0-9a-fA-F_xz]+ {
VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text); VerilogParse_lval.constant = sta::stringCopy(VerilogLex_text);
return CONSTANT; return CONSTANT;
} }