luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

write_verilog use concat for instance bus ports

This commit is contained in:
James Cherry 2019-06-27 16:06:46 -07:00
parent 61333cd980
commit 5d7ad0a1ef
1 changed files with 48 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
verilog/VerilogWriter.cc
View File

@ -48,6 +48,7 @@ protected:
Set<Cell*> written_cells_; Set<Cell*> written_cells_;
Set<Instance*> pending_children_; Set<Instance*> pending_children_;
int unconnected_net_index_;
}; };
void void
@ -72,7 +73,8 @@ VerilogWriter::VerilogWriter(const char *filename,
filename_(filename), filename_(filename),
sort_(sort), sort_(sort),
stream_(stream), stream_(stream),
network_(network) network_(network),
unconnected_net_index_(1)
{ {
} }
@ -188,25 +190,53 @@ VerilogWriter::writeChild(Instance *child)
fprintf(stream_, " %s %s (", fprintf(stream_, " %s %s (",
network_->name(child_cell), network_->name(child_cell),
child_vname); child_vname);
bool first = true; bool first_port = true;
InstancePinIterator *pin_iter = network_->pinIterator(child); CellPortIterator *port_iter = network_->portIterator(child_cell);
while (pin_iter->hasNext()) { while (port_iter->hasNext()) {
Pin *pin = pin_iter->next(); Port *port = port_iter->next();
const char *port_name = network_->name(port);
if (network_->hasMembers(port)) {
if (!first_port)
fprintf(stream_, ",\n ");
fprintf(stream_, ".%s({", port_name);
first_port = false;
bool first_member = true;
PortMemberIterator *member_iter = network_->memberIterator(port);
while (member_iter->hasNext()) {
Port *member = member_iter->next();
Pin *pin = network_->findPin(child, member);
Net *net = network_->net(pin);
const char *net_name;
if (net)
net_name = network_->name(net);
else
// I can't see the verilog syntax to "skip" a bit in the concatentation.
net_name = stringPrintTmp("_NC%d", unconnected_net_index_++);
const char *net_vname = netVerilogName(net_name, network_->pathEscape());
if (!first_member)
fprintf(stream_, ",\n ");
fprintf(stream_, "%s", net_vname);
first_member = false;
}
delete member_iter;
fprintf(stream_, "})");
}
else {
Pin *pin = network_->findPin(child, port);
Net *net = network_->net(pin); Net *net = network_->net(pin);
if (net) { if (net) {
const char *net_name = network_->name(net); const char *net_name = network_->name(net);
const char *net_vname = netVerilogName(net_name, network_->pathEscape()); const char *net_vname = netVerilogName(net_name, network_->pathEscape());
Port *port = network_->port(pin); if (!first_port)
const char *port_name = network_->name(port);
if (!first)
fprintf(stream_, ",\n "); fprintf(stream_, ",\n ");
fprintf(stream_, ".%s(%s)", fprintf(stream_, ".%s(%s)",
port_name, port_name,
net_vname); net_vname);
first = false; first_port = false;
} }
} }
delete pin_iter; }
delete port_iter;
fprintf(stream_, ");\n"); fprintf(stream_, ");\n");
} }