luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

report_power clock power 

Signed-off-by: James Cherry <cherry@parallaxsw.com>
This commit is contained in:
James Cherry 2023-10-20 17:27:09 -07:00
parent 6eb9a5e7f3
commit 086ae4ae3f
10 changed files with 39 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
doc/OpenSTA.odt
View File

Binary file not shown.

BIN
doc/OpenSTA.pdf
View File

Binary file not shown.

1
include/sta/Sta.hh
View File

@ -1282,6 +1282,7 @@ public:
PowerResult &total,
PowerResult &sequential,
PowerResult &combinational,
PowerResult &clock,
PowerResult &macro,
PowerResult &pad);
PowerResult power(const Instance *inst,

20
power/Power.cc
View File

@ -202,12 +202,14 @@ Power::power(const Corner *corner,
PowerResult &total,
PowerResult &sequential,
PowerResult &combinational,
PowerResult &clock,
PowerResult &macro,
PowerResult &pad)
{
total.clear();
sequential.clear();
combinational.clear();
clock.clear();
macro.clear();
pad.clear();
@ -226,6 +228,8 @@ Power::power(const Corner *corner,
pad.incr(inst_power);
else if (cell->hasSequentials())
sequential.incr(inst_power);
else if (inClockNetwork(inst))
clock.incr(inst_power);
else
combinational.incr(inst_power);
total.incr(inst_power);
@ -234,6 +238,22 @@ Power::power(const Corner *corner,
delete inst_iter;
}
bool
Power::inClockNetwork(const Instance *inst)
{
InstancePinIterator *pin_iter = network_->pinIterator(inst);
while (pin_iter->hasNext()) {
const Pin *pin = pin_iter->next();
if (network_->direction(pin)->isAnyOutput()
&& !clk_network_->isClock(pin)) {
delete pin_iter;
return false;
}
}
delete pin_iter;
return true;
}
PowerResult
Power::power(const Instance *inst,
const Corner *corner)

2
power/Power.hh
View File

@ -67,6 +67,7 @@ public:
PowerResult &total,
PowerResult &sequential,
PowerResult &combinational,
PowerResult &clock,
PowerResult &macro,
PowerResult &pad);
PowerResult power(const Instance *inst,
@ -87,6 +88,7 @@ public:
PwrActivity findClkedActivity(const Pin *pin);
protected:
bool inClockNetwork(const Instance *inst);
void powerInside(const Instance *hinst,
const Corner *corner,
PowerResult &result);

5
power/Power.i
View File

@ -43,12 +43,13 @@ FloatSeq
design_power(const Corner *corner)
{
cmdLinkedNetwork();
PowerResult total, sequential, combinational, macro, pad;
Sta::sta()->power(corner, total, sequential, combinational, macro, pad);
PowerResult total, sequential, combinational, clock, macro, pad;
Sta::sta()->power(corner, total, sequential, combinational, clock, macro, pad);
FloatSeq powers;
pushPowerResultFloats(total, powers);
pushPowerResultFloats(sequential, powers);
pushPowerResultFloats(combinational, powers);
pushPowerResultFloats(clock, powers);
pushPowerResultFloats(macro, powers);
pushPowerResultFloats(pad, powers);
return powers;

6
power/Power.tcl
View File

@ -56,8 +56,9 @@ proc report_power_design { corner digits } {
set totals [lrange $power_result 0 3]
set sequential [lrange $power_result 4 7]
set combinational [lrange $power_result 8 11]
set macro [lrange $power_result 12 15]
set pad [lrange $power_result 16 end]
set clock [lrange $power_result 12 15]
set macro [lrange $power_result 16 19]
set pad [lrange $power_result 20 end]
lassign $totals design_internal design_switching design_leakage design_total
set field_width [max [expr $digits + 6] 10]
@ -66,6 +67,7 @@ proc report_power_design { corner digits } {
report_title_dashes5 $field_width
report_power_row "Sequential" $sequential $design_total $field_width $digits
report_power_row "Combinational" $combinational $design_total $field_width $digits
report_power_row "Clock" $clock $design_total $field_width $digits
report_power_row "Macro" $macro $design_total $field_width $digits
report_power_row "Pad" $pad $design_total $field_width $digits
report_title_dashes5 $field_width

3
search/Sta.cc
View File

@ -5700,11 +5700,12 @@ Sta::power(const Corner *corner,
PowerResult &total,
PowerResult &sequential,
PowerResult &combinational,
PowerResult &clock,
PowerResult &macro,
PowerResult &pad)
{
powerPreamble();
power_->power(corner, total, sequential, combinational, macro, pad);
power_->power(corner, total, sequential, combinational, clock, macro, pad);
}
PowerResult

9
test/power.ok
View File

@ -2,10 +2,11 @@ Warning: gcd_sky130hd.v line 527, module sky130_fd_sc_hd__tapvpwrvgnd_1 not foun
Group Internal Switching Leakage Total
Power Power Power Power (Watts)
----------------------------------------------------------------
Sequential 3.39e-04 8.75e-05 2.96e-10 4.27e-04 35.7%
Combinational 3.07e-04 4.63e-04 6.98e-10 7.69e-04 64.3%
Sequential 3.27e-04 7.87e-05 2.96e-10 4.06e-04 36.4%
Combinational 2.34e-04 3.10e-04 6.95e-10 5.43e-04 48.7%
Clock 4.68e-05 1.20e-04 2.30e-11 1.67e-04 15.0%
Macro 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
Pad 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
----------------------------------------------------------------
Total 6.46e-04 5.50e-04 9.94e-10 1.20e-03 100.0%
54.0% 46.0% 0.0%
Total 6.07e-04 5.09e-04 1.01e-09 1.12e-03 100.0%
54.4% 45.6% 0.0%

3
test/power_vcd.ok
View File

@ -4,7 +4,8 @@ Group Internal Switching Leakage Total
Power Power Power Power (Watts)
----------------------------------------------------------------
Sequential 3.05e-04 3.84e-05 2.92e-10 3.44e-04 44.6%
Combinational 1.48e-04 2.79e-04 6.99e-10 4.27e-04 55.4%
Combinational 9.95e-05 1.59e-04 6.76e-10 2.58e-04 33.5%
Clock 4.82e-05 1.20e-04 2.30e-11 1.69e-04 21.9%
Macro 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
Pad 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
----------------------------------------------------------------