2018-10-24 01:24:22 +02:00
|
|
|
Release 2.0 Patches
|
|
|
|
|
-------------------
|
|
|
|
|
2018/10/23 spash msg embedded quotes seg fault
|
|
|
|
|
2018/10/23 read_verilog mod inst with no ports seg fault
|
2018-11-09 19:04:16 +01:00
|
|
|
2018/11/08 corners > 2 causes internal error
|
|
|
|
|
2018/11/09 Verilog ignore attributes (* blah *)
|
2018-12-26 20:03:31 +01:00
|
|
|
2018/12/24 all_fanout from input port
|
2019-01-04 01:14:15 +01:00
|
|
|
2018/12/25 liberty pg_types
|
|
|
|
|
2019/01/03 liberty 2D bus names
|
2019-01-08 07:15:17 +01:00
|
|
|
2019/01/07 WritePathSpice don't barf on spice subckts missing liberty cells
|
