OpenSTA/test/verilog_write_escape.ok