OpenSTA/verilog/test/save_ok