mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-09-01 18:36:42 +02:00
3 lines
33 B
Verilog
3 lines
33 B
Verilog
|
module top(input clk);
|
||
|
|
endmodule
|