mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-09-01 18:36:42 +02:00
12 lines
123 B
Verilog
12 lines
123 B
Verilog
|
module dut (
|
||
|
|
input A,
|
||
|
|
output Y
|
||
|
|
);
|
||
|
|
|
||
|
|
sky130_fd_sc_hd__buf_2 buf_inst (
|
||
|
|
.A(A),
|
||
|
|
.X(Y)
|
||
|
|
);
|
||
|
|
|
||
|
|
endmodule
|