This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-09-07 03:20:39 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
fa27d647d2ad2cae92d1bbbac197426a89e6d4bb
OpenRAM
/
technology
/
scn3me_subm
/
gds_lib
T
History
Matt Guthaus
763f1e8dee
Finish renaming replica bitcell and bitline pin names.
2018-09-04 14:03:15 -07:00
..
cell_6t.gds
Convert bounding box layer for SCMOS to bb, gds layer 63.
2018-09-04 13:05:21 -07:00
dff.gds
Convert bounding box layer for SCMOS to bb, gds layer 63.
2018-09-04 13:05:21 -07:00
ms_flop.gds
Convert bounding box layer for SCMOS to bb, gds layer 63.
2018-09-04 13:05:21 -07:00
replica_cell_6t.gds
Finish renaming replica bitcell and bitline pin names.
2018-09-04 14:03:15 -07:00
sense_amp.gds
Convert bounding box layer for SCMOS to bb, gds layer 63.
2018-09-04 13:05:21 -07:00
tri_gate.gds
Convert bounding box layer for SCMOS to bb, gds layer 63.
2018-09-04 13:05:21 -07:00
write_driver.gds
Convert bounding box layer for SCMOS to bb, gds layer 63.
2018-09-04 13:05:21 -07:00
