OpenRAM/technology/sky130/tech
Jesse Cirimelli-Low f3c1c5fbb2 Merge branch 'singleport_refactor' into array_gen 2025-02-24 23:26:28 -08:00
..
__init__.py Update copyright year 2023-01-28 22:56:27 -08:00
sky130.lydrc Add initial sky130 LVS/DRC rules. 2021-12-17 10:27:13 -08:00
sky130.lylvs Add initial sky130 LVS/DRC rules. 2021-12-17 10:27:13 -08:00
tech.py Merge branch 'singleport_refactor' into array_gen 2025-02-24 23:26:28 -08:00