Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ea1a1c7705a00285c0c8cd764146071e894480a2
OpenRAM/compiler/pgates
T
History
Hunter Nichols 8957c556db Added sense amp enable delay calculation.
2018-11-08 23:54:18 -08:00
..
pgate.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
pinv.py
Added initial code for determining the logical effort delay of the wordline.
2018-11-08 23:54:18 -08:00
pinvbuf.py
Added sense amp enable delay calculation.
2018-11-08 23:54:18 -08:00
pnand2.py
Added initial code for determining the logical effort delay of the wordline.
2018-11-08 23:54:18 -08:00
pnand3.py
Added sense amp enable delay calculation.
2018-11-08 23:54:18 -08:00
pnor2.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
precharge.py
Added sense amp enable delay calculation.
2018-11-08 23:54:18 -08:00
ptx.py
Added sense amp enable delay calculation.
2018-11-08 23:54:18 -08:00
single_level_column_mux.py
Altering the routing slightly in the column mux to give the gnd contacts a wider berth. This prevents drc errors when the bitlines are close to the edge of the cell.
2018-11-02 05:59:47 -07:00
Powered by Gitea Version: 1.27.2 Page: 322ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API