Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
e2d1f7ab0ae66b798f7f8814dd972ec576330ed4
OpenRAM/compiler/base
T
History
Hunter Nichols e2d1f7ab0a Added smarter name checking for the characterizer.
2019-05-27 13:08:59 -07:00
..
contact.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
design.py
Merged with dev
2019-05-15 18:48:00 -07:00
geometry.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
graph_util.py
Added smarter name checking for the characterizer.
2019-05-27 13:08:59 -07:00
hierarchy_design.py
Added smarter name checking for the characterizer.
2019-05-27 13:08:59 -07:00
hierarchy_layout.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
hierarchy_spice.py
Added multiport bitcell support for storage node checks
2019-05-20 22:50:03 -07:00
lef.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
pin_layout.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
route.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
utils.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
vector.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
verilog.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
wire_path.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
wire.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
Powered by Gitea Version: 1.27.2 Page: 2032ms Template: 8ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API