mirror of https://github.com/VLSIDA/OpenRAM.git
50 lines
1.5 KiB
Python
Executable File
50 lines
1.5 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
# See LICENSE for licensing information.
|
|
#
|
|
#Copyright (c) 2019 Regents of the University of California and The Board
|
|
#of Regents for the Oklahoma Agricultural and Mechanical College
|
|
#(acting for and on behalf of Oklahoma State University)
|
|
#All rights reserved.
|
|
#
|
|
"""
|
|
Run a regression test on a hierarchical_predecode3x8.
|
|
"""
|
|
|
|
import unittest
|
|
from testutils import header,openram_test
|
|
import sys,os
|
|
sys.path.append(os.path.join(sys.path[0],".."))
|
|
import globals
|
|
from globals import OPTS
|
|
from sram_factory import factory
|
|
import debug
|
|
|
|
class hierarchical_predecode3x8_test(openram_test):
|
|
|
|
def runTest(self):
|
|
globals.init_openram("config_{0}".format(OPTS.tech_name))
|
|
|
|
# checking hierarchical precode 3x8 for single port
|
|
debug.info(1, "Testing sample for hierarchy_predecode3x8")
|
|
a = factory.create(module_type="hierarchical_predecode3x8")
|
|
self.local_check(a)
|
|
|
|
# checking hierarchical precode 3x8 for multi-port
|
|
OPTS.bitcell = "pbitcell"
|
|
OPTS.num_rw_ports = 1
|
|
OPTS.num_w_ports = 0
|
|
OPTS.num_r_ports = 0
|
|
|
|
debug.info(1, "Testing sample for hierarchy_predecode3x8 (multi-port case)")
|
|
a = factory.create(module_type="hierarchical_predecode3x8")
|
|
self.local_check(a)
|
|
|
|
globals.end_openram()
|
|
|
|
# run the test from the command line
|
|
if __name__ == "__main__":
|
|
(OPTS, args) = globals.parse_args()
|
|
del sys.argv[1:]
|
|
header(__file__, OPTS.tech_name)
|
|
unittest.main()
|