OpenRAM/compiler/base
Jacob Walker fef9902c45 rom base passing tests with top level routing 2023-03-30 11:30:50 -07:00
..
__init__.py Update copyright year 2023-01-28 22:56:27 -08:00
channel_route.py Update copyright year 2023-01-28 22:56:27 -08:00
contact.py Update copyright year 2023-01-28 22:56:27 -08:00
delay_data.py Update copyright year 2023-01-28 22:56:27 -08:00
design.py Update copyright year 2023-01-28 22:56:27 -08:00
errors.py Update copyright year 2023-01-28 22:56:27 -08:00
geometry.py Update copyright year 2023-01-28 22:56:27 -08:00
hierarchy_design.py Update copyright year 2023-01-28 22:56:27 -08:00
hierarchy_layout.py rom base passing tests with top level routing 2023-03-30 11:30:50 -07:00
hierarchy_spice.py Update copyright year 2023-01-28 22:56:27 -08:00
lef.py Update copyright year 2023-01-28 22:56:27 -08:00
logical_effort.py Update copyright year 2023-01-28 22:56:27 -08:00
pin_layout.py Update copyright year 2023-01-28 22:56:27 -08:00
power_data.py Update copyright year 2023-01-28 22:56:27 -08:00
route.py Update copyright year 2023-01-28 22:56:27 -08:00
timing_graph.py Update copyright year 2023-01-28 22:56:27 -08:00
utils.py Update copyright year 2023-01-28 22:56:27 -08:00
vector.py Update copyright year 2023-01-28 22:56:27 -08:00
vector3d.py Update copyright year 2023-01-28 22:56:27 -08:00
verilog.py Update copyright year 2023-01-28 22:56:27 -08:00
wire.py Update copyright year 2023-01-28 22:56:27 -08:00
wire_path.py Update copyright year 2023-01-28 22:56:27 -08:00
wire_spice_model.py Update copyright year 2023-01-28 22:56:27 -08:00