This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 01:24:39 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
ce8c2d983d4a92fc13d9e7238a92f3a68d2fd4d6
OpenRAM
/
compiler
/
router
T
History
Matt Guthaus
ce8c2d983d
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
..
tests
Merge multiport
2018-10-08 11:45:50 -07:00
direction.py
…
grid_cell.py
…
grid_path.py
Rewrote pin enclosure code to better address off grid pins.
2018-10-10 15:15:58 -07:00
grid.py
Cleanup of router.
2018-10-04 14:04:29 -07:00
router.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
signal_grid.py
Rewrote pin enclosure code to better address off grid pins.
2018-10-10 15:15:58 -07:00
signal_router.py
Cleanup of router.
2018-10-04 14:04:29 -07:00
supply_grid.py
…
supply_router.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
vector3d.py
DRC clean supply grid routing on control logic.
2018-09-20 16:00:13 -07:00