luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
c1cb6bf51278ec1525e5ee675b08eb9096ed97c8
OpenRAM/compiler/bitcells
T
History
Bastian Koppelmann 87b5a48f9e bitcell: Remove hardcoded signal pins 
use names provided by the tech file, which can be overriden by the
technology.

Signed-off-by: Bastian Koppelmann <[email protected]>
2020-02-12 15:37:51 +01:00
..
bitcell_1rw_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
bitcell_1w_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
bitcell_base.py
…
bitcell.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_bitcell_1rw_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_bitcell_1w_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_bitcell.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_pbitcell.py
Add bbox for special DRC rule boundary
2019-12-05 23:14:25 +00:00
pbitcell.py
Cleanup and rename vias.
2020-01-30 01:45:33 +00:00
replica_bitcell_1rw_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
replica_bitcell_1w_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
replica_bitcell.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
replica_pbitcell.py
Add bbox for special DRC rule boundary
2019-12-05 23:14:25 +00:00