mirror of https://github.com/VLSIDA/OpenRAM.git
reading a 1 will be the precharge time. Started modifying the lib file for DIN and DOUT ports, but did not check the syntax yet. |
||
|---|---|---|
| .. | ||
| __init__.py | ||
| charutils.py | ||
| delay.py | ||
| lib.py | ||
| setup_hold.py | ||
| stimuli.py | ||
| trim_spice.py | ||