mirror of https://github.com/VLSIDA/OpenRAM.git
97 lines
3.4 KiB
Python
97 lines
3.4 KiB
Python
# See LICENSE for licensing information.
|
|
#
|
|
# Copyright (c) 2016-2023 Regents of the University of California, Santa Cruz
|
|
# All rights reserved.
|
|
#
|
|
from openram.sram_factory import factory
|
|
from openram import OPTS
|
|
from .bitcell_base_array import bitcell_base_array
|
|
|
|
|
|
class row_cap_array(bitcell_base_array):
|
|
"""
|
|
Generate a dummy row/column for the replica array.
|
|
"""
|
|
def __init__(self, rows, cols, column_offset=0, mirror=0, location="", name=""):
|
|
super().__init__(rows=rows, cols=cols, column_offset=column_offset, name=name)
|
|
self.mirror = mirror
|
|
self.location = location
|
|
self.no_instances = True
|
|
self.create_netlist()
|
|
if not OPTS.netlist_only:
|
|
self.create_layout()
|
|
|
|
def create_netlist(self):
|
|
""" Create and connect the netlist """
|
|
# This will create a default set of bitline/wordline names
|
|
self.create_all_wordline_names()
|
|
self.create_all_bitline_names()
|
|
|
|
self.add_modules()
|
|
self.add_pins()
|
|
self.create_instances()
|
|
|
|
def create_layout(self):
|
|
|
|
self.place_array("dummy_r{0}_c{1}", self.mirror)
|
|
self.add_layout_pins()
|
|
|
|
self.width = max([x.rx() for x in self.insts])
|
|
self.height = max([x.uy() for x in self.insts])
|
|
|
|
self.add_boundary()
|
|
self.DRC_LVS()
|
|
|
|
def add_modules(self):
|
|
""" Add the modules used in this design """
|
|
self.dummy_cell = factory.create(module_type="row_cap_{}".format(OPTS.bitcell))
|
|
|
|
self.cell = factory.create(module_type=OPTS.bitcell)
|
|
|
|
def create_instances(self):
|
|
""" Create the module instances used in this design """
|
|
self.cell_inst = {}
|
|
for col in range(self.column_size):
|
|
for row in range(0, self.row_size):
|
|
name = "bit_r{0}_c{1}".format(row, col)
|
|
self.cell_inst[row, col]=self.add_inst(name=name,
|
|
mod=self.dummy_cell)
|
|
self.connect_inst(self.get_bitcell_pins(row, col))
|
|
|
|
def get_bitcell_pins(self, row, col):
|
|
"""
|
|
Creates a list of connections in the bitcell,
|
|
indexed by column and row, for instance use in bitcell_array
|
|
"""
|
|
|
|
bitcell_pins = ["wl0_{0}".format(row),
|
|
"wl1_{0}".format(row),
|
|
"gnd"]
|
|
|
|
return bitcell_pins
|
|
|
|
def add_layout_pins(self):
|
|
""" Add the layout pins """
|
|
|
|
row_list = self.cell.get_all_wl_names()
|
|
|
|
for row in range(0, self.row_size - 2):
|
|
for cell_row in row_list:
|
|
wl_pin = self.cell_inst[row, 0].get_pin(cell_row)
|
|
self.add_layout_pin(text=cell_row + "_{0}".format(row),
|
|
layer=wl_pin.layer,
|
|
offset=wl_pin.ll().scale(0, 1),
|
|
width=self.width,
|
|
height=wl_pin.height())
|
|
|
|
for row in range(0, self.row_size - 2):
|
|
for col in range(self.column_size):
|
|
inst = self.cell_inst[row, col]
|
|
for pin_name in ["vdd", "gnd"]:
|
|
for pin in inst.get_pins(pin_name):
|
|
self.add_layout_pin(text=pin_name,
|
|
layer=pin.layer,
|
|
offset=pin.ll(),
|
|
width=pin.width(),
|
|
height=pin.height())
|