mirror of https://github.com/VLSIDA/OpenRAM.git
53 lines
1.6 KiB
Python
Executable File
53 lines
1.6 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
# See LICENSE for licensing information.
|
|
#
|
|
# Copyright (c) 2016-2019 Regents of the University of California
|
|
# All rights reserved.
|
|
#
|
|
import unittest
|
|
from testutils import *
|
|
import sys,os
|
|
sys.path.append(os.getenv("OPENRAM_HOME"))
|
|
import globals
|
|
from globals import OPTS
|
|
from sram_factory import factory
|
|
import debug
|
|
|
|
class replica_pbitcell_array_test(openram_test):
|
|
|
|
def runTest(self):
|
|
config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME"))
|
|
globals.init_openram(config_file)
|
|
|
|
OPTS.bitcell = "pbitcell"
|
|
OPTS.replica_bitcell = "replica_pbitcell"
|
|
OPTS.dummy_bitcell = "dummy_pbitcell"
|
|
OPTS.num_rw_ports = 1
|
|
OPTS.num_r_ports = 1
|
|
OPTS.num_w_ports = 0
|
|
|
|
debug.info(2, "Testing 4x4 array for pbitcell")
|
|
a = factory.create(module_type="replica_bitcell_array", cols=4, rows=4, rbl=[1, 1], left_rbl=[0], right_rbl=[1])
|
|
self.local_check(a)
|
|
|
|
OPTS.bitcell = "pbitcell"
|
|
OPTS.replica_bitcell = "replica_pbitcell"
|
|
OPTS.dummy_bitcell = "dummy_pbitcell"
|
|
OPTS.num_rw_ports = 1
|
|
OPTS.num_r_ports = 0
|
|
OPTS.num_w_ports = 0
|
|
|
|
factory.reset()
|
|
debug.info(2, "Testing 4x4 array for pbitcell")
|
|
a = factory.create(module_type="replica_bitcell_array", cols=4, rows=4, rbl=[1, 0], left_rbl=[0])
|
|
self.local_check(a)
|
|
|
|
globals.end_openram()
|
|
|
|
# run the test from the command line
|
|
if __name__ == "__main__":
|
|
(OPTS, args) = globals.parse_args()
|
|
del sys.argv[1:]
|
|
header(__file__, OPTS.tech_name)
|
|
unittest.main(testRunner=debugTestRunner())
|