luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
96a9663c969e58c60d94fae33f505df7d7818317
OpenRAM/compiler/base
T
History
mrg 7ddb1a39dc Line wrap output spice subckt and instance lines at 80 characters.
2022-12-12 13:58:30 -08:00
..
__init__.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
channel_route.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
contact.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
delay_data.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
design.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
errors.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
geometry.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
hierarchy_design.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
hierarchy_layout.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
hierarchy_spice.py
Line wrap output spice subckt and instance lines at 80 characters.
2022-12-12 13:58:30 -08:00
lef.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
logical_effort.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
pin_layout.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
power_data.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
route.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
timing_graph.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
utils.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
vector3d.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
vector.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
verilog.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
wire_path.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
wire_spice_model.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00
wire.py
Add copyright check to code format test
2022-11-30 14:50:43 -08:00