Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
91bbc556e8dae5ba20eb53b1d5086d5395d8edf4
OpenRAM/compiler/pgates
T
History
Hunter Nichols 5dfa8bc2c6 Fixed known typos of the word transition.
2018-09-10 14:27:26 -07:00
..
pbitcell.py
Make bitcell width/height not static. Update modules to use it for pbitcell.
2018-09-04 11:55:22 -07:00
pgate.py
Make bitcell width/height not static. Update modules to use it for pbitcell.
2018-09-04 11:55:22 -07:00
pinv.py
Fixed known typos of the word transition.
2018-09-10 14:27:26 -07:00
pinvbuf.py
Make bitcell width/height not static. Update modules to use it for pbitcell.
2018-09-04 11:55:22 -07:00
pnand2.py
Fixed known typos of the word transition.
2018-09-10 14:27:26 -07:00
pnand3.py
Fixed known typos of the word transition.
2018-09-10 14:27:26 -07:00
pnor2.py
Fixed known typos of the word transition.
2018-09-10 14:27:26 -07:00
precharge.py
Move place function to instance class rather than hierarchy.
2018-08-27 17:25:39 -07:00
ptx.py
…
single_level_column_mux.py
Make bitcell width/height not static. Update modules to use it for pbitcell.
2018-09-04 11:55:22 -07:00
Powered by Gitea Version: 1.27.2 Page: 3574ms Template: 303ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API