mirror of https://github.com/VLSIDA/OpenRAM.git
33 lines
962 B
Python
33 lines
962 B
Python
import globals
|
|
import design
|
|
from math import log
|
|
import design
|
|
from tech import GDS,layer
|
|
import utils
|
|
|
|
class ms_flop(design.design):
|
|
"""
|
|
Memory address flip-flop
|
|
"""
|
|
|
|
pin_names = ["din", "dout", "dout_bar", "clk", "vdd", "gnd"]
|
|
(width,height) = utils.get_libcell_size("ms_flop", GDS["unit"], layer["boundary"])
|
|
pin_map = utils.get_libcell_pins(pin_names, "ms_flop", GDS["unit"], layer["boundary"])
|
|
|
|
def __init__(self, name="ms_flop"):
|
|
design.design.__init__(self, name)
|
|
|
|
self.width = ms_flop.width
|
|
self.height = ms_flop.height
|
|
self.pin_map = ms_flop.pin_map
|
|
|
|
def analytical_delay(self, slew, load = 0.0):
|
|
# dont know how to calculate this now, use constant in tech file
|
|
from tech import spice
|
|
result = self.return_delay(spice["msflop_delay"], spice["msflop_slew"])
|
|
return result
|
|
|
|
def analytical_power(self, slew, load = 0.0):
|
|
return 4
|
|
|