Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7956b63d9f9cf84f2f27d8397a64a9219fd9ebf9
OpenRAM/compiler/bitcells
T
History
mrg 3074cf3b86 Small format cleanup
2020-04-01 11:15:29 -07:00
..
bitcell_1rw_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
bitcell_1w_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
bitcell_base.py
Refactor bitcell to bitcell_base. Pep8 format bitcells.
2019-10-06 01:08:23 +00:00
bitcell.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_bitcell_1rw_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_bitcell_1w_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_bitcell.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
dummy_pbitcell.py
Add bbox for special DRC rule boundary
2019-12-05 23:14:25 +00:00
pbitcell.py
Small format cleanup
2020-04-01 11:15:29 -07:00
replica_bitcell_1rw_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
replica_bitcell_1w_1r.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
replica_bitcell.py
bitcell: Remove hardcoded signal pins
2020-02-12 15:37:51 +01:00
replica_pbitcell.py
Add bbox for special DRC rule boundary
2019-12-05 23:14:25 +00:00
Powered by Gitea Version: 1.27.2 Page: 586ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API