Hunter Nichols 4d22201055 Changed name of regression test since we currently only test the delay.

2021-06-14 10:57:20 -07:00

..

configs

…

golden

…

00_code_format_check_test.py

…

01_library_test.py

…

03_contact_test.py

…

03_path_test.py

…

03_ptx_1finger_nmos_test.py

…

03_ptx_1finger_pmos_test.py

…

03_ptx_3finger_nmos_test.py

…

03_ptx_3finger_pmos_test.py

…

03_ptx_4finger_nmos_test.py

…

03_ptx_4finger_pmos_test.py

…

03_ptx_no_contacts_test.py

…

03_wire_test.py

…

04_and2_dec_test.py

…

04_and3_dec_test.py

…

04_and4_dec_test.py

…

04_column_mux_1rw_1r_test.py

…

04_column_mux_pbitcell_test.py

…

04_column_mux_test.py

…

04_dff_buf_test.py

…

04_dummy_pbitcell_test.py

…

04_pand2_test.py

…

04_pand3_test.py

…

04_pand4_test.py

…

04_pbitcell_test.py

…

04_pbuf_dec_8x_test.py

…

04_pbuf_test.py

…

04_pdriver_test.py

…

04_pinv_1x_beta_test.py

…

04_pinv_1x_test.py

…

04_pinv_2x_test.py

…

04_pinv_10x_test.py

…

04_pinv_100x_test.py

…

04_pinv_dec_1x_test.py

…

04_pinvbuf_test.py

…

04_pnand2_test.py

…

04_pnand3_test.py

…

04_pnand4_test.py

…

04_pnor2_test.py

…

04_precharge_1rw_1r_test.py

…

04_precharge_pbitcell_test.py

…

04_precharge_test.py

…

04_pwrite_driver_test.py

…

04_replica_pbitcell_test.py

…

04_wordline_driver_test.py

…

05_bitcell_array_1rw_1r_test.py

…

05_bitcell_array_test.py

…

05_dummy_array_test.py

…

05_pbitcell_array_test.py

…

06_hierarchical_decoder_1rw_1r_test.py

…

06_hierarchical_decoder_pbitcell_test.py

…

06_hierarchical_decoder_test.py

…

06_hierarchical_predecode2x4_1rw_1r_test.py

…

06_hierarchical_predecode2x4_pbitcell_test.py

…

06_hierarchical_predecode2x4_test.py

…

06_hierarchical_predecode3x8_1rw_1r_test.py

…

06_hierarchical_predecode3x8_pbitcell_test.py

…

06_hierarchical_predecode3x8_test.py

…

06_hierarchical_predecode4x16_test.py

…

07_column_mux_array_1rw_1r_test.py

…

07_column_mux_array_pbitcell_test.py

…

07_column_mux_array_test.py

…

08_precharge_array_1rw_1r_test.py

…

08_precharge_array_test.py

…

08_wordline_buffer_array_test.py

…

08_wordline_driver_array_1rw_1r_test.py

…

08_wordline_driver_array_pbitcell_test.py

…

08_wordline_driver_array_test.py

…

09_sense_amp_array_1rw_1r_test.py

…

09_sense_amp_array_spare_cols_test.py

…

09_sense_amp_array_test_pbitcell.py

…

09_sense_amp_array_test.py

…

10_write_driver_array_1rw_1r_test.py

…

10_write_driver_array_pbitcell_test.py

…

10_write_driver_array_spare_cols_test.py

…

10_write_driver_array_test.py

…

10_write_driver_array_wmask_pbitcell_test.py

…

10_write_driver_array_wmask_spare_cols_test.py

…

10_write_driver_array_wmask_test.py

…

10_write_mask_and_array_1rw_1r_test.py

…

10_write_mask_and_array_pbitcell_test.py

…

10_write_mask_and_array_test.py

…

11_dff_array_test.py

…

11_dff_buf_array_test.py

…

12_tri_gate_array_test.py

…

13_delay_chain_test.py

…

14_replica_bitcell_array_1rw_1r_test.py

…

14_replica_bitcell_array_test.py

…

14_replica_column_1rw_1r_test.py

…

14_replica_column_test.py

…

14_replica_pbitcell_array_test.py

…

15_global_bitcell_array_1rw_1r_test.py

…

15_global_bitcell_array_test.py

…

15_local_bitcell_array_1rw_1r_test.py

…

15_local_bitcell_array_test.py

…

16_control_logic_multiport_test.py

…

16_control_logic_r_test.py

…

16_control_logic_rw_test.py

…

16_control_logic_w_test.py

…

18_port_address_1rw_1r_test.py

…

18_port_address_test.py

…

18_port_data_1rw_1r_test.py

…

18_port_data_spare_cols_test.py

…

18_port_data_test.py

…

18_port_data_wmask_1rw_1r_test.py

…

18_port_data_wmask_test.py

…

19_bank_select_pbitcell_test.py

…

19_bank_select_test.py

…

19_multi_bank_test.py

…

19_pmulti_bank_test.py

…

19_psingle_bank_test.py

…

19_single_bank_1rw_1r_test.py

…

19_single_bank_1w_1r_test.py

…

19_single_bank_global_bitline.py

…

19_single_bank_spare_cols_test.py

…

19_single_bank_test.py

…

19_single_bank_wmask_1rw_1r_test.py

…

19_single_bank_wmask_test.py

…

20_psram_1bank_2mux_1rw_1w_test.py

…

20_psram_1bank_2mux_1rw_1w_wmask_test.py

…

20_psram_1bank_2mux_1w_1r_test.py

…

20_psram_1bank_2mux_test.py

…

20_psram_1bank_4mux_1rw_1r_test.py

…

20_sram_1bank_2mux_1rw_1r_spare_cols_test.py

…

20_sram_1bank_2mux_1rw_1r_test.py

…

20_sram_1bank_2mux_1w_1r_spare_cols_test.py

…

20_sram_1bank_2mux_1w_1r_test.py

…

20_sram_1bank_2mux_global_test.py

…

20_sram_1bank_2mux_test.py

…

20_sram_1bank_2mux_wmask_spare_cols_test.py

…

20_sram_1bank_2mux_wmask_test.py

…

20_sram_1bank_4mux_1rw_1r_test.py

…

20_sram_1bank_4mux_test.py

…

20_sram_1bank_8mux_1rw_1r_test.py

…

20_sram_1bank_8mux_test.py

…

20_sram_1bank_32b_1024_wmask_test.py

…

20_sram_1bank_nomux_1rw_1r_spare_cols_test.py

…

20_sram_1bank_nomux_1rw_1r_test.py

…

20_sram_1bank_nomux_spare_cols_test.py

…

20_sram_1bank_nomux_test.py

…

20_sram_1bank_nomux_wmask_sparecols_test.py

…

20_sram_1bank_nomux_wmask_test.py

…

20_sram_2bank_test.py

…

21_hspice_delay_test.py

Updated tests and elmore model with load_slew lists. Changed naming on characterization output to not clash with testing.

2021-05-25 14:49:28 -07:00

21_hspice_setuphold_test.py

Swap LH/HL hold times in sky130.

2021-06-08 11:14:27 -07:00

21_model_delay_test.py

Updated tests and elmore model with load_slew lists. Changed naming on characterization output to not clash with testing.

2021-05-25 14:49:28 -07:00

21_ngspice_delay_extra_rows_test.py

Updated tests and elmore model with load_slew lists. Changed naming on characterization output to not clash with testing.

2021-05-25 14:49:28 -07:00

21_ngspice_delay_global_test.py

Updated tests and elmore model with load_slew lists. Changed naming on characterization output to not clash with testing.

2021-05-25 14:49:28 -07:00

21_ngspice_delay_test.py

Updated tests and elmore model with load_slew lists. Changed naming on characterization output to not clash with testing.

2021-05-25 14:49:28 -07:00

21_ngspice_setuphold_test.py

Swap LH/HL hold times in sky130.

2021-06-08 11:14:27 -07:00

21_regression_delay_test.py

Changed name of regression test since we currently only test the delay.

2021-06-14 10:57:20 -07:00

21_xyce_delay_test.py

Changed input format for delay module in xyce delay test.

2021-05-26 20:11:30 -07:00

21_xyce_setuphold_test.py

Swap LH/HL hold times in sky130.

2021-06-08 11:14:27 -07:00

22_psram_1bank_2mux_func_test.py

…

22_psram_1bank_4mux_func_test.py

…

22_psram_1bank_8mux_func_test.py

…

22_psram_1bank_nomux_func_test.py

…

22_sram_1bank_2mux_func_test.py

…

22_sram_1bank_2mux_global_func_test.py

…

22_sram_1bank_2mux_sparecols_func_test.py

…

22_sram_1bank_4mux_func_test.py

…

22_sram_1bank_8mux_func_test.py

…

22_sram_1bank_nomux_1rw_1r_func_test.py

…

22_sram_1bank_nomux_func_test.py

…

22_sram_1bank_nomux_sparecols_func_test.py

…

22_sram_1bank_wmask_1rw_1r_func_test.py

…

22_sram_wmask_func_test.py

…

23_lib_sram_linear_regression_test.py

…

23_lib_sram_model_corners_test.py

…

23_lib_sram_model_test.py

…

23_lib_sram_prune_test.py

…

23_lib_sram_test.py

…

24_lef_sram_test.py

…

25_verilog_sram_test.py

…

26_hspice_pex_pinv_test.py

…

26_ngspice_pex_pinv_test.py

…

26_sram_pex_test.py

…

30_openram_back_end_test.py

…

30_openram_front_end_test.py

…

50_riscv_func_test.py

…

50_riscv_phys_test.py

…

regress.py

…

skip_tests_sky130.txt

…

sram_1rw_1r_tb.v

…

sram_1rw_tb.v

…

sram_1rw_wmask_tb.v

…

testutils.py

…