luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 18:48:10 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
70c83f20b6728ae6251eb407d0d462afc7f51e5a
OpenRAM/compiler/sram
T
History
mrg 70c83f20b6 Fixes to pass unit tests. 
Skip replica tests until freepdk45 cells are made.
Revert to previous control and row addr dff placement.
2019-07-03 13:37:56 -07:00
..
sram_1bank.py
Fixes to pass unit tests.
2019-07-03 13:37:56 -07:00
sram_2bank.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
sram_base.py
New port_data module works in SCMOS
2019-07-03 13:17:12 -07:00
sram_config.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
sram.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00