Matt Guthaus 6aff552c0a Merge branch 'multiport_layout' of https://github.com/VLSIDA/PrivateRAM into multiport_layout

2018-11-09 08:53:27 -08:00

..

base

Merge branch 'dev' into multiport_layout

2018-11-08 18:00:28 -08:00

bitcells

Merge branch 'dev' into multiport_layout

2018-11-08 18:00:28 -08:00

characterizer

Fixed small bugs with new port index stuff and layout.

2018-11-08 17:40:22 -08:00

datasheet

moved flask_table warning from sram.py to datasheet_gen.py

2018-10-18 09:58:19 -07:00

drc

Moving wide metal spacing to routing grid level

2018-10-15 09:59:16 -07:00

gdsMill

Allow multiple must-connect pins with the same label.

2018-11-07 13:05:13 -08:00

modules

Fixed small bugs with new port index stuff and layout.

2018-11-08 17:40:22 -08:00

pgates

Merge branch 'dev' into multiport_layout

2018-11-08 18:00:28 -08:00

router

Fix blocked pin debug output.

2018-11-09 08:52:05 -08:00

tests

Update leakage data for scn4m

2018-11-08 18:16:01 -08:00

verify

Remove redundant DRC run in magic.

2018-11-05 13:30:42 -08:00

debug.py

Output debug warnings and errors to stderr. Clean up regress script a bit.

2018-07-11 09:51:28 -07:00

example_config_freepdk45.py

Remove options from example config files

2018-11-05 12:47:47 -08:00

example_config_scn4m_subm.py

Add magic/netgen to example config

2018-11-07 13:54:00 -08:00

gen_stimulus.py

Convert entire OpenRAM to use python3. Works with Python 3.6.

2018-05-14 16:15:45 -07:00

globals.py

Fixed merge conflicts with sram.py

2018-10-22 17:29:14 -07:00

Makefile

Add Makefile for parallel test execution.

2018-01-22 13:39:07 -08:00

openram.py

Merge branch 'dev' into supply_routing

2018-10-20 14:29:19 -07:00

options.py

Fix openram_temp directory

2018-10-06 08:08:01 -07:00

sram_1bank.py

Convert port index lists to three simple lists.

2018-11-08 12:19:40 -08:00

sram_2bank.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

sram_4bank.py

Converted all submodules to use _bit notation instead of [bit]

2018-10-11 09:53:08 -07:00

sram_base.py

Fixed small bugs with new port index stuff and layout.

2018-11-08 17:40:22 -08:00

sram_config.py

Added custom 1rw+1r bitcell. Testing are currently failing.

2018-10-22 17:02:21 -07:00

sram.py

Fixed merge conflicts with sram.py

2018-10-22 17:29:14 -07:00