FriedrichWu 70ed2a506e deleting spacing, add ci test, fixing merge error

2024-12-22 12:14:57 +01:00

..

__init__.py

Update copyright year

2024-01-03 14:32:44 -08:00

channel_route.py

more stable

2024-12-16 00:13:40 +01:00

contact.py

Update copyright year

2024-01-03 14:32:44 -08:00

delay_data.py

Update copyright year

2024-01-03 14:32:44 -08:00

design.py

Update copyright year

2024-01-03 14:32:44 -08:00

errors.py

Update copyright year

2024-01-03 14:32:44 -08:00

geometry.py

Update copyright year

2024-01-03 14:32:44 -08:00

hierarchy_design.py

Update copyright year

2024-01-03 14:32:44 -08:00

hierarchy_layout.py

deleting spacing, add ci test, fixing merge error

2024-12-22 12:14:57 +01:00

hierarchy_spice.py

Update copyright year

2024-01-03 14:32:44 -08:00

lef.py

Update copyright year

2024-01-03 14:32:44 -08:00

logical_effort.py

Update copyright year

2024-01-03 14:32:44 -08:00

pin_layout.py

Update copyright year

2024-01-03 14:32:44 -08:00

power_data.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_verilog.py

Update copyright year

2024-01-03 14:32:44 -08:00

route.py

Update copyright year

2024-01-03 14:32:44 -08:00

timing_graph.py

Update copyright year

2024-01-03 14:32:44 -08:00

utils.py

Update copyright year

2024-01-03 14:32:44 -08:00

vector3d.py

Update copyright year

2024-01-03 14:32:44 -08:00

vector.py

Update copyright year

2024-01-03 14:32:44 -08:00

verilog.py

Update copyright year

2024-01-03 14:32:44 -08:00

wire_path.py

Update copyright year

2024-01-03 14:32:44 -08:00

wire_spice_model.py

Update copyright year

2024-01-03 14:32:44 -08:00

wire.py

Update copyright year

2024-01-03 14:32:44 -08:00