mirror of https://github.com/VLSIDA/OpenRAM.git
161 lines
6.0 KiB
Python
161 lines
6.0 KiB
Python
# See LICENSE for licensing information.
|
|
#
|
|
# Copyright (c) 2016-2019 Regents of the University of California and The Board
|
|
# of Regents for the Oklahoma Agricultural and Mechanical College
|
|
# (acting for and on behalf of Oklahoma State University)
|
|
# All rights reserved.
|
|
#
|
|
from math import log
|
|
import design
|
|
from tech import drc
|
|
import debug
|
|
from sram_factory import factory
|
|
from vector import vector
|
|
from globals import OPTS
|
|
|
|
|
|
class write_mask_and_array(design.design):
|
|
"""
|
|
Array of tristate drivers to write to the bitlines through the column mux.
|
|
Dynamically generated write driver array of all bitlines.
|
|
"""
|
|
|
|
def __init__(self, name, columns, word_size, write_size):
|
|
design.design.__init__(self, name)
|
|
debug.info(1, "Creating {0}".format(self.name))
|
|
self.add_comment("columns: {0}".format(columns))
|
|
self.add_comment("word_size {0}".format(word_size))
|
|
self.add_comment("write_size {0}".format(write_size))
|
|
|
|
self.columns = columns
|
|
self.word_size = word_size
|
|
self.write_size = write_size
|
|
self.words_per_row = int(columns / word_size)
|
|
self.num_wmasks = int(word_size / write_size)
|
|
|
|
self.create_netlist()
|
|
# if not OPTS.netlist_only:
|
|
# self.create_layout()
|
|
|
|
def create_netlist(self):
|
|
self.add_modules()
|
|
self.add_pins()
|
|
# self.create_write_mask_array()
|
|
self.create_and2_array()
|
|
|
|
|
|
# def create_layout(self):
|
|
#
|
|
# if self.bitcell.width > self.driver.width:
|
|
# self.width = self.columns * self.bitcell.width
|
|
# else:
|
|
# self.width = self.columns * self.driver.width
|
|
#
|
|
# self.height = self.driver.height
|
|
#
|
|
# self.place_write_array()
|
|
# self.add_layout_pins()
|
|
# self.add_boundary()
|
|
# self.DRC_LVS()
|
|
|
|
def add_pins(self):
|
|
for bit in range(self.num_wmasks):
|
|
self.add_pin("wmask_in_{}".format(bit),"INPUT")
|
|
self.add_pin("en", "INPUT")
|
|
for bit in range(self.num_wmasks):
|
|
self.add_pin("wmask_out_{}".format(bit),"OUTPUT")
|
|
self.add_pin("vdd","POWER")
|
|
self.add_pin("gnd","GROUND")
|
|
|
|
def add_modules(self):
|
|
self.wmask = factory.create(module_type="dff_buf")
|
|
#self.add_mod(self.wmask)
|
|
dff_height = self.wmask.height
|
|
|
|
self.and2 = factory.create(module_type="pand2",
|
|
size=4,
|
|
height=dff_height)
|
|
self.add_mod(self.and2)
|
|
|
|
|
|
# def create_write_mask_array(self):
|
|
# self.wmask_insts = {}
|
|
# for bit in range(self.num_wmask):
|
|
# name = "write_mask_{}".format(bit)
|
|
# self.wmask_insts[bit] = self.add_inst(name=name,
|
|
# mod=self.wmask)
|
|
#
|
|
# self.connect_inst(["wmask_{}".format(bit),
|
|
# "bank_wmask_{}".format(bit),
|
|
# "bank_wmask_bar_{}".format(bit),
|
|
# "clk", "vdd", "gnd"])
|
|
|
|
def create_and2_array(self):
|
|
self.and2_insts = {}
|
|
for bit in range(self.num_wmasks):
|
|
name = "and2_{}".format(bit)
|
|
self.and2_insts[bit] = self.add_inst(name=name,
|
|
mod=self.and2)
|
|
self.connect_inst(["wmask_in_{}".format(bit),
|
|
"en",
|
|
"wmask_out_{}".format(bit),
|
|
"vdd", "gnd"])
|
|
|
|
|
|
# def place_write_array(self):
|
|
# if self.bitcell.width > self.driver.width:
|
|
# driver_spacing = self.bitcell.width
|
|
# else:
|
|
# driver_spacing = self.driver.width
|
|
#
|
|
# for i in range(0, self.columns, self.words_per_row):
|
|
# index = int(i / self.words_per_row)
|
|
# base = vector(i * driver_spacing, 0)
|
|
# self.driver_insts[index].place(base)
|
|
|
|
# def add_layout_pins(self):
|
|
# for i in range(self.word_size):
|
|
# din_pin = self.driver_insts[i].get_pin("din")
|
|
# self.add_layout_pin(text="data_{0}".format(i),
|
|
# layer="metal2",
|
|
# offset=din_pin.ll(),
|
|
# width=din_pin.width(),
|
|
# height=din_pin.height())
|
|
# bl_pin = self.driver_insts[i].get_pin("bl")
|
|
# self.add_layout_pin(text="bl_{0}".format(i),
|
|
# layer="metal2",
|
|
# offset=bl_pin.ll(),
|
|
# width=bl_pin.width(),
|
|
# height=bl_pin.height())
|
|
#
|
|
# br_pin = self.driver_insts[i].get_pin("br")
|
|
# self.add_layout_pin(text="br_{0}".format(i),
|
|
# layer="metal2",
|
|
# offset=br_pin.ll(),
|
|
# width=br_pin.width(),
|
|
# height=br_pin.height())
|
|
#
|
|
# for n in ["vdd", "gnd"]:
|
|
# pin_list = self.driver_insts[i].get_pins(n)
|
|
# for pin in pin_list:
|
|
# pin_pos = pin.center()
|
|
# # Add the M2->M3 stack
|
|
# self.add_via_center(layers=("metal2", "via2", "metal3"),
|
|
# offset=pin_pos)
|
|
# self.add_layout_pin_rect_center(text=n,
|
|
# layer="metal3",
|
|
# offset=pin_pos)
|
|
#
|
|
# self.add_layout_pin(text="en",
|
|
# layer="metal1",
|
|
# offset=self.driver_insts[0].get_pin("en").ll().scale(0, 1),
|
|
# width=self.width,
|
|
# height=drc('minwidth_metal1'))
|
|
|
|
# def get_w_en_cin(self):
|
|
# """Get the relative capacitance of all the enable connections in the bank"""
|
|
# # The enable is connected to a nand2 for every row.
|
|
# return self.driver.get_w_en_cin() * len(self.driver_insts)
|
|
|
|
|