OpenRAM/compiler/sram
Aditi Sinha 5b3846e1e5 Changed replica bitcell array to work with bank tests for non power of two rows 2019-12-08 13:24:39 +00:00
..
sram.py Fix config for tests 30 2019-11-16 22:22:30 +00:00
sram_1bank.py Moved via in write driver up for 2 port. 2019-09-03 15:14:41 -07:00
sram_2bank.py Convert capital names to lower case for consistency 2019-08-21 13:45:34 -07:00
sram_base.py Uncommented offset_all_coordinates. 2019-09-04 16:41:27 -07:00
sram_config.py Changed replica bitcell array to work with bank tests for non power of two rows 2019-12-08 13:24:39 +00:00