mirror of https://github.com/VLSIDA/OpenRAM.git
43 lines
1.0 KiB
Python
Executable File
43 lines
1.0 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
"""
|
|
Run regresion tests on a parameterized bitcell
|
|
"""
|
|
|
|
import unittest
|
|
from testutils import header,openram_test
|
|
import sys,os
|
|
sys.path.append(os.path.join(sys.path[0],".."))
|
|
import globals
|
|
from globals import OPTS
|
|
import debug
|
|
|
|
OPTS = globals.OPTS
|
|
|
|
@unittest.skip("SKIPPING 04_bitcell_1rw_1r_test")
|
|
class bitcell_1rw_1r_test(openram_test):
|
|
|
|
def runTest(self):
|
|
OPTS.bitcell = "bitcell_1rw_1r"
|
|
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
|
|
from bitcell import bitcell
|
|
from bitcell_1rw_1r import bitcell_1rw_1r
|
|
import tech
|
|
OPTS.num_rw_ports=1
|
|
OPTS.num_w_ports=0
|
|
OPTS.num_r_ports=1
|
|
debug.info(2, "Bitcell with 1 read/write and 1 read port")
|
|
#tx = bitcell_1rw_1r()
|
|
tx = bitcell()
|
|
self.local_check(tx)
|
|
|
|
globals.end_openram()
|
|
|
|
|
|
|
|
# instantiate a copy of the class to actually run the test
|
|
if __name__ == "__main__":
|
|
(OPTS, args) = globals.parse_args()
|
|
del sys.argv[1:]
|
|
header(__file__, OPTS.tech_name)
|
|
unittest.main()
|