This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
OpenRAM
mirror of
https://github.com/VLSIDA/OpenRAM.git
Watch
1
Star
0
Fork
You've already forked OpenRAM
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
53cb4e7f5e
OpenRAM
/
compiler
/
bitcells
History
Hunter Nichols
53cb4e7f5e
Fixed lib files to be syntactically correct with multiport. Fixed issue in geometry.py that prevented netlist_only option from working.
2018-10-22 23:33:01 -07:00
..
bitcell.py
Merge branch 'multiport' into supply_routing
2018-10-11 09:56:38 -07:00
bitcell_1rw_1r.py
Fixed lib files to be syntactically correct with multiport. Fixed issue in geometry.py that prevented netlist_only option from working.
2018-10-22 23:33:01 -07:00
pbitcell.py
Updating comments and cleaning up code for pbitcell.
2018-10-21 19:10:04 -07:00