mirror of https://github.com/VLSIDA/OpenRAM.git
21868f9de7
Spare columns are considered as extra data bits, thus extra pins are added. However, the data bus size on the liberty file only accounted for the real data bits. This would cause pin size mismatch issues when using such macros in OpenROAD and left the whole data port disconnected. Fix it by properly setting the data bus size. Additionally, add the spare_wen pins which were also missing. |
||
|---|---|---|
| .. | ||
| __init__.py | ||
| analytical_util.py | ||
| cacti.py | ||
| charutils.py | ||
| delay.py | ||
| elmore.py | ||
| fake_sram.py | ||
| functional.py | ||
| lib.py | ||
| linear_regression.py | ||
| measurements.py | ||
| model_check.py | ||
| neural_network.py | ||
| regression_model.py | ||
| setup_hold.py | ||
| simulation.py | ||
| stimuli.py | ||
| trim_spice.py | ||