OpenRAM/compiler/pgates
mrg 4a67f7dc71 Thin-cell decoder changes.
Add hard decoder gates (nand, inv, pnan)
Add conditions for routing using LI layer in s8.
Generalize bus layers for decoders.
Move custom cells to own directory.
Fixed via directions, etc.
Add 4x16 hierarchical decoder and test case
2020-05-29 10:36:07 -07:00
..
pand2.py Thin-cell decoder changes. 2020-05-29 10:36:07 -07:00
pand3.py Vertical gates need both well contacts. 2020-05-13 16:54:35 -07:00
pbuf.py Add no well option. Add stack gates vertical option. 2020-05-11 16:22:08 -07:00
pdriver.py Thin-cell decoder changes. 2020-05-29 10:36:07 -07:00
pgate.py Thin-cell decoder changes. 2020-05-29 10:36:07 -07:00
pinv.py Check min size inverter. 2020-05-13 16:54:26 -07:00
pinv_dec.py Thin-cell decoder changes. 2020-05-29 10:36:07 -07:00
pinvbuf.py Add boundary to all pgates 2020-04-21 15:21:57 -07:00
pnand2.py Add option to remove wells. Save area in pgates with redundant wells. 2020-05-13 14:46:42 -07:00
pnand3.py Thin-cell decoder changes. 2020-05-29 10:36:07 -07:00
pnor2.py Add no well option. Add stack gates vertical option. 2020-05-11 16:22:08 -07:00
precharge.py Changes to simplify metal preferred directions and pitches. 2020-05-10 11:32:45 -07:00
ptristate_inv.py Changes to simplify metal preferred directions and pitches. 2020-05-10 11:32:45 -07:00
ptx.py Thin-cell decoder changes. 2020-05-29 10:36:07 -07:00
pwrite_driver.py Add boundary to all pgates 2020-04-21 15:21:57 -07:00
single_level_column_mux.py Add option to remove wells. Save area in pgates with redundant wells. 2020-05-13 14:46:42 -07:00
wordline_driver.py Thin-cell decoder changes. 2020-05-29 10:36:07 -07:00