This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 09:30:38 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
33c17ac41c847c3bc5a48467583e86b8d71ee255
OpenRAM
/
compiler
/
bitcells
T
History
Hunter Nichols
04ce3d5f45
Split control logic into different tests to avoid factory errors.
2019-06-25 14:55:28 -07:00
..
bitcell_1rw_1r.py
Altered indexing of objects in SRAM factory to remove duplications of items using OPTS names. Added smarter bitline name checking.
2019-05-28 16:55:09 -07:00
bitcell_1w_1r.py
Altered indexing of objects in SRAM factory to remove duplications of items using OPTS names. Added smarter bitline name checking.
2019-05-28 16:55:09 -07:00
bitcell.py
Altered indexing of objects in SRAM factory to remove duplications of items using OPTS names. Added smarter bitline name checking.
2019-05-28 16:55:09 -07:00
pbitcell.py
Altered indexing of objects in SRAM factory to remove duplications of items using OPTS names. Added smarter bitline name checking.
2019-05-28 16:55:09 -07:00
replica_bitcell_1rw_1r.py
Merged with dev
2019-05-15 18:48:00 -07:00
replica_bitcell_1w_1r.py
Merged with dev
2019-05-15 18:48:00 -07:00
replica_bitcell.py
Merged with dev
2019-05-15 18:48:00 -07:00
replica_pbitcell.py
Split control logic into different tests to avoid factory errors.
2019-06-25 14:55:28 -07:00
