mirror of https://github.com/VLSIDA/OpenRAM.git
671470f5f2
Default 1 thread and no temp subdirectory. Add skywater setup/hold golden data Add CLI option for simulation threads (-m) Add compatibility mode option and nomodcheck for ngspice to speed up sky130 model loading. Make subdir when using default /tmp dir. Pass num_threads so temp subdirs are created. |
||
|---|---|---|
| .. | ||
| big_config_scn4m_subm.py | ||
| example_config_1rw_1r_scn4m_subm.py | ||
| example_config_1rw_1w_scn4m_subm.py | ||
| example_config_1rw_2mux_scn4m_subm.py | ||
| example_config_1w_1r_scn4m_subm.py | ||
| example_config_2rw_scn4m_subm.py | ||
| example_config_freepdk45.py | ||
| example_config_scn4m_subm.py | ||
| giant_config_scn4m_subm.py | ||
| medium_config_scn4m_subm.py | ||
| riscv_freepdk45_8kbyte.py | ||
| riscv_scn4m_subm_1kbyte_1rw1r.py | ||
| riscv_scn4m_subm_2kbyte_1rw1r.py | ||
| riscv_scn4m_subm_4kbyte_1rw1r.py | ||
| riscv_scn4m_subm_8kbyte_1rw1r.py | ||
| riscv_scn4m_subm_16kbyte_1rw1r.py | ||
| riscv_scn4m_subm_32kbyte_1rw1r.py | ||
| riscv_sky130_1kbyte_1rw.py | ||
| riscv_sky130_1kbyte_1rw1r.py | ||
| riscv_sky130_2kbyte_1rw.py | ||
| riscv_sky130_2kbyte_1rw1r.py | ||
| riscv_sky130_4kbyte_1rw.py | ||
| riscv_sky130_4kbyte_1rw1r.py | ||