This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 09:30:38 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
233a1425e4baf6111b5fbea16363ea0927b360af
OpenRAM
/
compiler
/
verify
T
History
Matt Guthaus
233a1425e4
Flatten bitcell array in netgen for now. See issue 52
2018-10-19 09:13:17 -07:00
..
__init__.py
Add none option for verify wrapper with warning messages.
2018-09-11 10:17:24 -07:00
assura.py
Add DRC/LVS/PEX statistics in verbose=1 mode
2018-07-11 11:59:24 -07:00
calibre.py
Add temporary options to LVS to allow name merging
2018-07-18 15:10:29 -07:00
magic.py
Flatten bitcell array in netgen for now. See issue 52
2018-10-19 09:13:17 -07:00
none.py
Add none option for verify wrapper with warning messages.
2018-09-11 10:17:24 -07:00