luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenRAM/compiler/base
History
Matt Guthaus 7cca6b4f69 Add back scn3me_subm support 
Add back scn3me_subm tech files
Update cells to be DRC clean with rule 5.5.b
Allow magic for FreePDK45 but not debugged.
Revert to older Magic tech file for SCN3ME_SUBM
 		2019-06-03 15:27:37 -07:00
..
contact.py Add back scn3me_subm support 2019-06-03 15:27:37 -07:00
design.py Optional m4 in design class 2019-05-08 17:51:38 -07:00
geometry.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
hierarchy_design.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
hierarchy_layout.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
hierarchy_spice.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
lef.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
pin_layout.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
route.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
utils.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
vector.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
verilog.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
wire.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00
wire_path.py Update copyright to correct years. 2019-05-06 06:50:15 -07:00