mirror of https://github.com/VLSIDA/OpenRAM.git
15089ae4f1
|
||
|---|---|---|
| .github/workflows | ||
| compiler | ||
| docker | ||
| docs | ||
| images | ||
| macros | ||
| technology | ||
| .coveragerc | ||
| .gitattributes | ||
| .gitignore | ||
| CNAME | ||
| CONTRIBUTING.md | ||
| LICENSE | ||
| Makefile | ||
| OpenRAM_ICCAD_2016_paper.pdf | ||
| PORTING.md | ||
| README.md | ||
| _config.yml | ||
| openram.mk | ||
| requirements.txt | ||
| setpaths.sh | ||
README.md
OpenRAM
An open-source static random access memory (SRAM) compiler.
What is OpenRAM?
OpenRAM is an award winning open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design. OpenRAM supports integration in both commercial and open-source flows with both predictive and fabricable technologies.
Documentation
Please see our documentation and let us know if anything needs updating.
Get Involved
- Port it to a new technology.
- Report bugs by submitting Github issues.
- Develop new features (see how to contribute)
- Submit code/fixes using a Github pull request
- Follow our project.
- Read and cite our ICCAD paper
Further Help
- Documentation
- OpenRAM Slack Workspace
- OpenRAM Users Group (subscribe here)
- OpenRAM Developers Group (subscribe here)
License
OpenRAM is licensed under the BSD 3-clause License.
Contributors & Acknowledgment
- Matthew Guthaus from VLSIDA created the OpenRAM project and is the lead architect.
- James Stine from VLSIARCH co-founded the project.
- Many students: Hunter Nichols, Michael Grimes, Jennifer Sowash, Yusu Wang, Joey Kunzler, Jesse Cirimelli-Low, Samira Ataei, Bin Wu, Brian Chen, Jeff Butera
If I forgot to add you, please let me know!