Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
099bc4e2584c9b2238e67d560dda2e4443ab02a0
OpenRAM/compiler/base
T
History
Hunter Nichols 099bc4e258 Added bitcell check to storage nodes.
2019-05-20 18:35:52 -07:00
..
contact.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
design.py
Merged with dev
2019-05-15 18:48:00 -07:00
geometry.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
graph_util.py
Added graph to characterizer to get net names and perform s_en checks. Graph not working with column mux.
2019-05-14 14:44:49 -07:00
hierarchy_design.py
Merged with dev
2019-05-15 18:48:00 -07:00
hierarchy_layout.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
hierarchy_spice.py
Added bitcell check to storage nodes.
2019-05-20 18:35:52 -07:00
lef.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
pin_layout.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
route.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
utils.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
vector.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
verilog.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
wire_path.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
wire.py
Update copyright to correct years.
2019-05-06 06:50:15 -07:00
Powered by Gitea Version: 1.27.2 Page: 672ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API