mirror of https://github.com/VLSIDA/OpenRAM.git
Moved create_netlist and create_layout to the pgate class from which everything is derived. Modified all pgates to have consistent debug output and order of init function. |
||
|---|---|---|
| .. | ||
| pand2.py | ||
| pbuf.py | ||
| pdriver.py | ||
| pgate.py | ||
| pinv.py | ||
| pinvbuf.py | ||
| pnand2.py | ||
| pnand3.py | ||
| pnor2.py | ||
| precharge.py | ||
| ptristate_inv.py | ||
| ptx.py | ||
| single_level_column_mux.py | ||