mirror of https://github.com/VLSIDA/OpenRAM.git
Changes to allow decoder height to be a 2x multiple of bitcell height. Split of control logic tests. Fixed track spacing in SRAM and channel router PEP8 cleanup. |
||
|---|---|---|
| .. | ||
| __init__.py | ||
| tech.py | ||